itgle.com
After the SSP being checked by a duly authorized officials of a port State, whom should be reported to by the ship immediately?A.Port StateB.Flag stateC.The CSOD.The Administration
题目
After the SSP being checked by a duly authorized officials of a port State, whom should be reported to by the ship immediately?
A.Port State
B.Flag state
C.The CSO
D.The Administration
相似考题
更多“After the SSP being checked by a duly authorized officials of a port State, whom should be ”相关问题
-
第1题：
________ the vessel have no safety radiotelegraphy certificate at the time of her delivery，she ________ be held to be unseaworthy．
A.If／may
B.Will／shall
C.Should／would
D.Would／should
正确答案：C
-
第2题：
调用（）方法可以选中单选按钮。
A．attr("checked","checked")
B．attr("checked",false)
C．attr("checked")
D．removeAttr("checked")
正确 -
第3题：
下列Moore型状态机采用Verilog语言主控时序部分正确的是：
A．always@(posedge clk or negedge reset) begin if(!reset) current_state＜=s0; else current_state＜=next_state; end
B．always@(posedge clk ) begin if(!reset) current_state＜=s0; else current_state＜=next_state; end
C．always@(posedge clk t) if(reset) current_state＜=s0; else current_state＜=next_state;
D．always@(posedge clk or negedge reset) if(reset) current_state＜=s0; else current_state＜=next_state;
always@(posedge clk or negedge reset) begin if(!reset) current_state＜=s0; else current_state＜=next_state; end -
第4题：
______ it rain tomorrow moring, the loading ______.
A.Should / will be postponed
B.If / shall be postponed
C.Should / would be postponed
D.If / has to be postponed
正确答案：C
一旦明天早上下雨，装货将被延迟。 -
第5题：
定义状态机当前状态为state ,次态为next _state; 输入a,输出b, 则下列为Mealy状态机的写法是：
A.always@（posedge clk） case (state ) 0:next_state＜=1; 1:next_state＜=x;#B.always@（posedge clk） case (state ) 0: if（a==0）next_state＜=1; else next_state＜=x; 1:next_state＜=x;#C.always@（posedge clk） case (state ) 0: if（state==0）next_state＜=1; else next_state＜=x; 1:next_state＜=x;#D.以上都不对MACP -
第6题：
定义状态机当前状态为state ,次态为next _state; 输入a,输出b, 则下列为Mealy状态机的写法是：
A.always@（posedge clk） case (state ) 0:next_state＜=1; 1:next_state＜=x;#B.always@（posedge clk） case (state ) 0: if（a==0）next_state＜=1; else next_state＜=x; 1:next_state＜=x;#C.always@（posedge clk） case (state ) 0: if（state==0）next_state＜=1; else next_state＜=x; 1:next_state＜=x;#D.以上都正确MACP